We report on the fabrication of field-effect transistors based on single and bilayers of the semiconductor WS 2 and the investigation of their electronic transport properties. We find that the doping level strongly depends on the device environment and that long in-situ annealing drastically improves the contact transparency allowing fourterminal measurements to be performed and the pristine properties of the material to be recovered. Our devices show n-type behavior with high room-temperature on/off current ratio of ~10 6 . They show clear metallic behavior at high charge carrier densities and mobilities as high as ~140 cm 2 /Vs at low temperatures (above 300 cm 2 /Vs in the case of bi-layers). In the insulating regime, the devices exhibit variablerange hopping, with a localization length of about 2 nm that starts to increase as the Fermi level enters the conduction band. The promising electronic properties of WS 2 , comparable to those of single-layer MoS 2 and WSe 2 , together with its strong spinorbit coupling, make it interesting for future applications in electronic, optical and valleytronic devices.
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The need for large-area deposition of TMDs resulted in interest in large-scale growth methods, including CVD growth of WS 2 in single-layer form. [23] [24] [25] All these outline the need for data on the electrical performance and transport properties of single-layer WS 2 . Recent reports of transistors made of multilayer WS 2 (ref. 26) showed the potential of this material. Vertical transistors based on WS 2 /graphene heterostructures were also integrated with flexible substrates. 27 Recent reports on liquid-gated multilayer 28 and single-layer 29 WS 2 gave an estimate of the mobility of charge carriers of 44 cm 2 /Vs at room temperature. 29 Temperature-dependent transport of multilayer WS 2 in the insulating regime was also recently investigated on SiO 2 and BN substrates. 30 Temperature-dependent transport measurements on single-layer WS 2 with a solid gate, which are desirable for practical applications are still missing. In this letter we aim to complete the picture and provide experimental material regarding the transport properties of this material. After careful annealing in vacuum, we were able to probe both the insulating and the metallic conduction regime in this material as a function of temperature, reaching high mobilities at room temperature and observing the crossover into the metallic conduction regime at lower temperatures.
RESULTS AND DISCUSSION
Device performance in air and in vacuum. We first focus on the room temperature performance of our back-gated WS 2 field-effect transistors. An optical micrograph of a typical device is shown on Figure 1b . Bias voltage is applied between drain and source electrodes, while the voltage drop across the channel is measured between probes labeled V 1 and V 2 .
We first characterize a typical double-layer WS 2 device in air, vacuum and after annealing in vacuum and compare these results ( Figure 2 ). In air, the device shows ptype behavior with channel current I ds = 1 nA at gate voltage V g = -70 V and bias voltage V ds = 1 V. Pumping down the chamber provides access to both branches of conductance, as shown on Figure 2a . During this experiment, we reached a pressure p = 2.7 × 10 -5 mbar before annealing (green curve on Figure 2a ) and p = 5 × 10 -7 mbar after 40 hours annealing at 115°C (blue curve on Figure 2a ). As the pressure is decreased, the conductance on the electron side is enhanced, while the p-type conductance is suppressed. Figure 2b shows the threshold voltage V th as a function of pressure with the V th decreasing as the pressure is reduced. In the same time, we notice an improvement of almost two orders of magnitude in the ON current after annealing. This indicates that, while doping is sensitive to pressure, in-situ annealing dramatically improves charge carrier injection from the Au contacts. We further analyze the current-voltage I ds -V ds curves at a fixed gate voltage V g = 60V before ( Figure 2c ) and after (Figure 2d) annealing. While the curve before annealing in vacuum is asymmetric and hysteretic, the I ds -V ds curve after annealing is symmetric, with an increased ON current and reduced hysteresis. We have also studied devices with different contacting materials (Ti/Au and Ag/Au, in addition to Au). The results are presented on Figures S1 and S2a in Supplementary information and reveal that the devices with Au contacts show highest ON currents and lowest contact resistance.
The dependence of device performance on vacuum conditions and annealing is in agreement with previous reports on bilayer 31 In the case of double-layer WS 2 , we were able to observe both branches of conductance, while after annealing the p-type transport disappeared due to the shift of V th . Recovery of n-type doping after in-situ annealing in the WS 2 flakes, grown by vapor phase transport with Br as a transport agent is in agreement with previous observations of intrinsic doping of synthetically grown [33] [34] and natural 14 TMD crystals. The presence of halogen atoms as impurities was recently observed even in natural samples, 14 and might be responsible for the excess of electrons in the inspected flakes.
We now turn to single-layer devices. Figure 3 shows the room-temperature characterization of a single-layer WS 2 transistor in vacuum and the effect of in-situ annealing. This device has a length of 6.8 µm, width of 2.5 µm and distance between the voltage probes of 3.7 µm. As shown on Figure 2 , placing the device in vacuum results in a shift of V th towards negative values, revealing the pristine electronic state of the material, in the absence of strong doping by the adsorbates. Further annealing improves the ON-state current and provides further shift of V th . We perform characterization of a chosen device with different annealing times up to 145 hours in vacuum. Figure 3a shows the I ds -V g curves for different annealing times while Figure  3b presents the dependence of the sheet conductivity on the back-gate voltage V g for different annealing times. On Figure 3c we show the extracted two-terminal and fourterminal resistance for the fixed gate voltage for the same device. Interestingly, while the four-terminal resistance reaches saturation after 60-80 hours of annealing, the twoterminal resistance keeps decreasing. We also extracted the field-effect mobility FE  from our four-terminal measurements, using the expression
, where σ is the sheet conductivity of the channel and
F·cm -2 the geometric back-gate capacitance per unit area. The values of two-terminal and four-terminal mobility are presented in Figure 3d . While the fourterminal mobility already saturates at µ FE ~ 40 cm 2 V -1 s -1 after 60 hours of annealing, the two-terminal mobility continues to improve gradually. This is in line with our previous observation that the annealing does not influence doping but improves the contact resistance. Figure 3e presents the extracted value of four-terminal field-effect mobility as a function of the back-gate voltage V g after the last annealing step (145 hours). The values are extracted by numerically differentiating the conductivity, thus introducing noise in the data. We can see that the mobility vs. V g reaches a plateau at high V g , which corresponds to a linear dependence of σ on V g . This behavior is similar to recent observations in MoS 2 and is an indication of device performance limited by short-range scattering. 35 Dashed lines provide a reference for the minimum and maximum values of mobility in this regime. From this curve, we extract a value for the room-temperature mobility of µ FE = 50 ± 7 cm 2 V -1 s -1 . To evaluate the accuracy of these measurements, we show on Figure 3f the drain current as a function of the voltage drop between the two voltage probes (V 1 and V 2 ). The dependence is linear in the entire range of applied bias voltage V ds (±2V) for the range of gate voltages V g where we extract the field-effect mobility (V g ~ 60 -80 V). This confirms that the four-terminal conductivity measurements are reliable and not influenced by Schottky barriers that could be present at the voltage probes. Finally, we estimate the I on /I off ratio for this device after the final step of annealing. The ratio I on /I off ~ 10 Temperature-dependent electrical transport. After investigating single and double-layer WS 2 devices in vacuum and at room temperature, we move on to the temperature-dependent study of electronic transport. The devices were annealed in the cryogenic setup until the saturation of the four-terminal mobility could be reached. The four-terminal sheet conductivities as a function of gate voltage V g and temperature are presented on Figure 4a in the form of a 2D map.
A crossover from an insulating regime at low gate voltages (decrease of conductivity with decreasing temperature) to a metallic regime (increase of conductivity with decreasing temperature) is observed around V g ~ 70 V (see region in dashed circle on Figure 4b ). Similar observations have been made in the case of MoS 2 .
15 Figure 4c presents the values of sheet conductivity in units of e 2 /h, where e is the elementary charge and h the Planck constant. The crossover region between insulating and metallic states corresponds to a value of the sheet conductivity slightly lower than e 2 /h. This is consistent with values reported in top-gated 15 as well as backgated 16 MoS 2 devices. We now investigate the temperature dependence of the mobility in the metallic regime, presented on Figure 4d . We plot here the four-terminal mobility vs. temperature T for the single-layer and double-layer device. As the temperature is lowered from 220 K, the field-effect mobility for the single-layer device (doublelayer) increases until ≈83 K, where it saturates at 120-140 cm 2 V -1 s -1 (above 300 cm 2 V -1 s -1 for the double-layer). In the high-temperature part (83-220 K), the dependence of the mobility on the temperature follows a power-law dependence µ FE ∝T -γ , with a temperature damping factor γ = 0.73 (fits are shown as black lines on Figure 4d ). This value is similar to that reported in encapsulated single-layer MoS 2 (ref. 15 ) and smaller than in unencapsulated single-layer MoS 2 . 16 This temperature dependence has been ascribed to a complex interplay between homopolar phonon mode quenching, [36] [37] temperature-dependent screening 38 and charged-impurity scattering. 39 For the double-layer device, the power-law fit results in the damping factor γ = 1.75, indicating fundamental differences in interaction with phonons and charged impurities in comparison to single-layer case. Insulating regime. The behaviour in the insulating regime can be studied in the frameworks of thermally activated and variable-range hopping (VRH) models. First, from the high-temperature activation behaviour (inset of Figure 5a ) we can extract the activation energy (Figure 5a ) by fitting the sheet conductivity with the expression
where G 0 is a constant, E a the activation energy k B the Boltzmann constant and T the temperature. This activation energy corresponds to the thermal activation of charge carriers at the Fermi energy into the conduction band. Its dependence on gate voltage thus gives us the dependence of the Fermi energy on gate voltage, i.e. the density of states (DOS) just below the conduction band edge. Figure 5b ). Such an exponential tail near the conduction band edge has been recently observed in MoS 2 . 41 Notice that the drop in the DOS corresponds to the room-temperature threshold voltage measured from the linear extrapolation of the output curve to zero, as shown in the inset of Figure 5b . The values of DOS (   where D is the density of states. 44 Using the values of D extracted from the high-temperature regime (Figure 5b) , together with the values of T 0 extracted from the VRH model (Figure 5c ), we can determine the localization length as a function of the gate voltage. As shown on Figure 5d , this value is constant and close to 2 nm while the E F stays inside the bandgap, in agreement with a recent report in few-layer WS 2 . 30 As the gate voltage is increased above the threshold voltage, the localization length starts to linearly increase, indicating the onset of electron delocalization.
CONCLUSIONS
In conclusion, by removing adsorbates and atmospheric contaminants using insitu annealing, we could study the electronic properties of pristine single-layer and double-layer WS 2 . Our measurements show that WS 2 is a 2D semiconductor with promising electronic properties. Field-effect mobility 50 ± 7 cm 2 V -1 s -1 at room temperature and current modulation I on /I off ~10 6 are comparable to those of singlelayer MoS 2 . The annealing experiments allowed us to outline the important differences between adsorbate removal and contact annealing. The careful annealing procedure also allowed low-temperature transport measurements to be performed in a four-terminal configuration. We observed a crossover between an insulating and a metallic behavior at high charge densities. The mobility shows a power law dependence on temperature and saturates below 83 K at 140 cm 2 V -1 s -1 for the singlelayer case and above 300 cm 2 V -1 s -1 for the double-layer case. Transport in the insulating regime was modeled as well, which allowed us to observe the same exponential band-tail in single-layer WS 2 , as the one recently inspected in single-layer MoS 2 , 41 as well as to extract the localization length. Our results indicate the high quality of presented WS 2 field-effect transistors, on par with similar MoS 2 and WSe 2 -based devices. 45, 46 The back-gated device configuration used in this work can be further improved by using high-k dielectrics and top gates, which will be the subject of future work.
METHODS
WS 2 single crystals were grown using the vapor-phase transport method, 47 with Br as the transport agent. Ultrathin WS 2 flakes were obtained by micromechanical cleavage of these crystals on degenerately doped n++ silicon covered with 270 nm thermally grown SiO 2 . The thickness of the crystals was determined by non-contact mode Atomic Force Microscopy (AFM) (Figure 1a ), and correlated with optical contrast between the crystal and the substrate. Single and double-layer WS 2 crystals were located and six-terminal devices were fabricated using electron-beam lithography (EBL), followed by thermal evaporation of 90 nm thick Au contacts. Other metals, in particular, Ti/Au (2/50 nm) and Ag/Au (5/45nm) stacks were studied as well with results is presented in supplementary information, Figure S1 . The samples were subsequently annealed to reduce the contact resistance in Ar/H 2 flow. 4 Some devices with irregular shape were further patterned using a second step of EBL, followed by O 2 plasma etching. Several steps of thermal annealing were performed in vacuum at a base pressure of 10 -6 mbar to remove adsorbates and approach the pristine state of the material. Four-terminal electrical measurements were performed to remove the influence of contact resistance. AFM imaging is performed using an Asylum Research Cypher AFM. After Au contact deposition, devices are annealed in 100 sccm of Ar and 10 sccm H 2 flow at 200 °C for 2 h. Electrical characterization is carried out using Agilent E5270B parameter analyzer and a home-built vacuum annealing setup at a base pressure of 10 -6 mbar. Cryogenic measurements were performed in an Oxford Instruments Heliox cryo-magnetic system. 
PERFORMANCE OF DEVICES IN VACUUM
First, we compare the results of devices with different types of metal contact after annealing in vacuum. On Figure S1 , the characteristics of several devices of each type is presented, starting from the threshold voltage V th ( Figure S1a ). All devices were annealed for up to 30 hours. Further annealing did not provide significant change in the threshold voltage for Ag/Au or Ti/Au devices. We also compare the contact resistances of devices normalized for the length of contact area. We fix the difference between gate voltage V g at which the contact resistance is extracted and the V th to be 70V for each device. These measurements are presented for various annealing times up to 40 hours. Au contacts provided the best results here and allowed correct voltage reading and accurate extraction of four-terminal mobility, as as shown in the main text in Figure 3f . In contrast to Au contacts, Ti/Au and Ag/Au contacts showed higher contact resistance and asymmetric I ds -V ds curves. The examples are provided for 72 hours of annealing time on Figure S1c and S1d, where we fixed the back gate voltage and swept the drain-source voltage. An example of a symmetric curve obtained for Au contacts is shown in the main text on Figure 2d . On Figure S2 , we present the results for mobility of 8 different devices and its dependence on annealing time, as well as extraction of the I on /I off ratio for device ML1. 
